

An Open-Source ML-Based Full-Stack Optimization Framework for Machine Learning Accelerators

HADI ESMAEILZADEH, SOROUSH GHODRATI, ANDREW B. KAHNG, JOON KYUNG KIM, SEAN KINZER, SAYAK KUNDU, and ROHAN MAHAPATRA, University

of California, San Diego, USA

SUSMITA DEY MANASI and SACHIN S. SAPATNEKAR, University of Minnesota, USA

ZHIANG WANG, University of California, San Diego, USA

ZIQING ZENG, University of Minnesota, USA

Parameterizable machine learning (ML) accelerators are the product of recent breakthroughs in ML. To fully enable their design space exploration (DSE), we propose a physical-design-driven, learning-based prediction framework for hardware-accelerated deep neural network (DNN) and non-DNN ML algorithms. It adopts a unified approach that combines backend power, performance, and area (PPA) analysis with frontend performance simulation, thereby achieving a realistic estimation of both backend PPA and system metrics such as runtime and energy. In addition, our framework includes a fully automated DSE technique, which optimizes backend and system metrics through an automated search of architectural and backend parameters. Experimental studies show that our approach consistently predicts backend PPA and system metrics with an average 7% or less prediction error for the ASIC implementation of two deep learning accelerator platforms, VTA and VeriGOOD-ML, in both a commercial 12 nm process and a research-oriented 45 nm process.

CCS Concepts: • **Hardware** → **Physical design (EDA); Hardware accelerators; Application specific integrated circuits.**

Additional Key Words and Phrases: PPA prediction, design space exploration, ML accelerator

ACM Reference Format:

Hadi Esmailzadeh, Soroush Ghodrati, Andrew B. Kahng, Joon Kyung Kim, Sean Kinzer, Sayak Kundu, Rohan Mahapatra, Susmita Dey Manasi, Sachin S. Sapatnekar, Zhiang Wang, and Ziqing Zeng. 2024. An Open-Source ML-Based Full-Stack Optimization Framework for Machine Learning Accelerators. 1, 1 (June 2024), 29 pages. <https://doi.org/10.1145/nnnnnnn.nnnnnnn>

1 INTRODUCTION

Recent advances in machine learning (ML) algorithms have catalyzed an increasing demand for application-specific ML hardware accelerators. The design of these accelerators is non-trivial: the design cycle from architecture to silicon implementation often takes months to years and involves

Authors' addresses: Hadi Esmailzadeh, hadi@eng.ucsd.edu; Soroush Ghodrati, soghodra@ucsd.edu; Andrew B. Kahng, abk@ucsd.edu; Joon Kyung Kim, jkkim@eng.ucsd.edu; Sean Kinzer, skinzer@eng.ucsd.edu; Sayak Kundu, sakundu@ucsd.edu; Rohan Mahapatra, rohan@ucsd.edu, University of California, San Diego, La Jolla, California, USA; Susmita Dey Manasi, manas018@umn.edu; Sachin S. Sapatnekar, sachin@umn.edu, University of Minnesota, Minneapolis, Minnesota, USA; Zhiang Wang, zhw033@ucsd.edu, University of California, San Diego, La Jolla, California, USA; Ziqing Zeng, zeng0083@umn.edu, University of Minnesota, Minneapolis, Minnesota, USA.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

© 2024 Association for Computing Machinery.

XXXX-XXXX/2024/6-ART \$15.00

<https://doi.org/10.1145/nnnnnnn.nnnnnnn>

a large team of cross-disciplinary experts. When faced with stringent time-to-market requirements, it is imperative to reduce turnaround time without sacrificing product quality.

Recent research has developed automation flows for generating parameterizable accelerators, suitable for both FPGA and ASIC platforms. Parameterizable deep neural networks (DNNs) accelerators include VTA [3, 28], GeneSys [9], and Gemmini [12]. Accelerators for non-DNN ML algorithms [35], such as support vector machines or linear/logistic regression, have widespread applications, but have seen more limited research, with the TABLA platform [26] being a prominent example of a general-purpose non-DNN accelerator.

Generators such as those listed above allow designers to configure key parameters of DNN/non-DNN ML accelerators, e.g., the number of processing units or the on-chip memory configuration. The accelerator hardware description is then automatically translated to hardware at the register-transfer level (RTL). The search for an optimal configuration involves tradeoffs between the *power dissipation*, *performance*, and *area* (PPA) of the hardware platform, and the *energy* and *runtime* required to execute an ML algorithm on the platform. Therefore, this optimization involves the solution of two problems: (i) generating an ML accelerator that optimizes the PPA metrics; and (ii) selecting a PPA-optimized hardware configuration that optimizes system-level metrics such as the runtime and energy required to run an ML algorithm. Our work is the first to solve these two problems.

The prediction of *platform PPA* based on an architectural description is a longstanding challenge in electronic design automation. In modern nanoscale technologies, the link between physical design and PPA is particularly acute. Moreover, for many ML hardware platforms, a considerable fraction of the layout area is occupied by large memory macros whose presence exacerbates the problem of PPA prediction. The prediction of *system-level metrics*, such as the runtime and energy required to execute an ML algorithm, is performed using system-level simulation engines. These simulators model data transfer and computation within the accelerator to determine the number of operations, stall cycles, memory latencies, etc. Since they use the frequency and power metrics of the hardware platform as inputs, their accuracy depends on the quality of PPA prediction.

Given an ML accelerator, a target clock period, and a target floorplan utilization, the metrics of interest are the PPA of the hardware, and the energy and runtime required to execute ML algorithms. However, optimizing PPA does not necessarily guarantee optimal runtime and energy consumption. For instance, smaller hardware may consume less power but may not necessarily deliver the required improvements in energy consumption or meet runtime criteria. In Figure 1(a), which shows two designs implementing the same ML algorithm, we see that Design-B achieves 48% better power efficiency than Design-A. However, in terms of energy efficiency, it only shows 20% improvement and does so at a significantly slower runtime. This illustrates why Design Space Exploration (DSE) necessitates a rapid evaluator capable of assessing PPA, runtime, and energy consumption for numerous architectural configurations within a given design space. A DNN accelerator may easily have 5-10 million instances, and conventional evaluators require several days of synthesis, place and route (SP&R) runs to evaluate even a single configuration. Parallel evaluation runs cannot offer relief due to limited compute resources and available EDA tool licenses. Using post-synthesis PPA without P&R is inadequate: Figure 1(b) shows poor correlation between the post-synthesis and post-SP&R results for TABLA designs, visually and through the Kendall rank correlation coefficient (τ), where 0 signifies no correlation and ± 1 indicates strong correlation or anti-correlation. For example, the τ values of four TABLA designs for total power are 0.61, -0.20 , 0.07, 0.47, and for effective clock frequency are 0.45, -0.20 , -0.16 , 0.10.

To fully harness the potential of parameterizable ML accelerators, we propose a physical-design driven, learning-based prediction framework for hardware-accelerated ML algorithms. Our ML-based method accurately predicts PPA and system performance, and overcomes the limitations




Fig. 1. (a) Post-SP&R layouts of two TABLA designs implementing the same ML algorithm. Design-A achieves better runtime, while Design-B achieves better energy. (b) Miscorrelation of post-synthesis and post-routing metrics: total power and clock frequency for TABLA designs.

associated with the high computational expense of design space exploration. We accomplish this by using a manageable number of SP&R backend runs to train ML models, which in turn predict the performance of ML accelerator designs for unseen configurations. Furthermore, we incorporate Multi-Objective Tree-structured Parzen Estimator (MOTPE)-based Bayesian optimization to automatically optimize the ML accelerators for the target ML algorithm and metric requirements, using the trained models. Whereas previous works primarily focus on architectural design and/or RTL generation, our framework offers a full-stack optimization solution for ML accelerators, encompassing all aspects, from high-level ML algorithm specification to SP&R implementation guidelines. The main contributions of our work are as follows.

- We propose a machine learning-based full-stack optimization framework for ML accelerators. This framework covers key design components within the software-hardware stack, which include target ML algorithms, architectural parameters, RTL generation, SP&R recipes for hardware implementation, performance simulation and design space exploration. As far as we know, our work is the first of its kind¹ to integrate backend SP&R recipes into a framework for optimizing machine learning accelerators. These implementation recipes are essential, as they make it considerably easier to implement the ML accelerator and achieve the anticipated performance.
- We build upon our previous work [10] to include the prediction of the chip area of ML accelerators. Furthermore, we incorporate target floorplan utilization as a backend knob feature, enabling the prediction of backend PPA and system-level performance across a range of target floorplan utilizations.
- We explore three different sampling methods: Latin Hypercube sampling (LHS), and two forms of low-discrepancy sequence (LDS)-based sampling, specifically using Sobol and Halton sequences, across various sample sizes. The choice of efficient sampling method and appropriate sample size is pivotal in constructing high-accuracy prediction models. Additionally, the generation of testing datasets using these sampling methods ensures broad coverage of the design space, thereby enhancing the reliability of the ML model for DSE.
- We introduce a physical-design-driven, learning-based prediction methodology and a MOTPE-based method to automatically optimize ML accelerators for given target ML algorithm and metric requirements. Our experimental results suggest that our method can significantly reduce the implementation time of optimized machine learning accelerators, reducing both human effort and tool runtime from months to days.
- We present a novel method that capitalizes on the high degree of modularity present in machine learning accelerators. It generates a logical hierarchy graph, in which each leaf node represents a building block of the ML accelerators. This methodology employs a Graph Convolutional Network (GCN) to extract graph embeddings and train the model. Our experiment results indicate that the GCN model, even when trained on less data, can match or even outperform other models in predicting the test dataset.

In addition to the new methodologies proposed herein, this work improves from our previous work [10] in several significant ways: (i) we employ LHS generated testing dataset, which covers the entirety of the design space, as opposed to randomly selecting configurations from the complete dataset; (ii) we leverage MOTPE-based automated DSE, in contrast to the “brute-force” approach used previously; and (iii) we have expanded our study to include the open-source NanGate45 [45] enablement and have made our flow scripts, model training and DSE code publicly accessible in the VeriGOOD-ML GitHub repository [44].

The rest of this paper is organized as follows. Section 2 reviews the relevant literature on PPA prediction. Section 3 explains the key definitions and notations used in this paper. Section 4 presents the problem formulation for PPA prediction and design space exploration for ML accelerators. Section 5 provides an overview of our approach, with brief descriptions of each component of our proposed framework. Section 6 offers a detailed description of the logical hierarchy graph generation process used in GCN-based model training. Section 7 discusses the experimental setup, including data generation, data separation for model training and testing, and the details of the model training process. Section 8 presents our experimental results, which include an assessment of different sampling methods, the performance evaluation of our prediction models, and the results from DSE. Finally, Section 9 concludes the paper and outlines future research directions.

¹A preliminary version of this work was published in [10].

2 RELATED WORK

Prior efforts have sought to predict power, performance, and area (PPA) at different stages of the design flow using two classes of predictors, respectively based on analytical models and ML models. The works in [15, 19] introduce ML models and demonstrate significant improvement in PPA prediction over previous analytical models such as ORION [37] and McPAT [21]. Works include power metric prediction for high-level synthesis (HLS) [8] and PPA prediction for memory compilers [18]. Such approaches indicate that ML models outperform analytical models and are more convenient to train a wide range of ready-to-use ML models. To the best of our knowledge, no prior work builds ML models based on full backend SP&R for ASIC. In [2], an NN-based ML model is used to predict power and performance for different microarchitectures and to find Pareto optimal design points for power and performance. An ML model to estimate power metrics in HLS, along with sampling-based techniques to prune the search space, is presented in [24]; these methods are used to find the Pareto frontier and Pareto-optimal designs for FPGA implementations.

Recently, several studies have showcased the use of GNNs for predicting PPA, although they do not focus on ML hardware. The work in [33] directly predicts post-placement power and performance from RTL, demonstrating that the XGBoost model surpasses the performance of GCN-based models. The authors of [33] report 95% accuracy in terms of R-squared score, but calculation of the absolute percentage error from the provided data reveals a significant prediction error. Several other studies have employed GNNs for PPA prediction. For instance, [25] forecasts final PPA from the early stages of the P&R flow; [20] predicts post-synthesis PPA for Network-on-Chip (NoC) design using NoC parameters, topology configurations, and task graphs with the aid of a message-passing neural network; and [7] employs the graph representation of the netlist to predict leakage recovery during the ECO stage. Nevertheless, these studies do not offer prediction for post-route optimization or backend PPA from the RTL. In contrast, our work takes a novel approach for a given ML accelerator. We generate a logical hierarchy graph from the RTL and utilize GNNs to extract graph embeddings, which are then employed for backend PPA prediction.

In the ML hardware context, there is limited prior work on the early prediction of DNN performance. Aladdin [34] combines PPA-characterized building blocks with a dataflow graph representation to estimate performance, but does not incorporate the impact of physical design (PD) decisions beyond the block level. However, these decisions can substantially impact system performance. NeuPart [27] develops an analytical model to predict energy for computation and communication in a DNN accelerator. AutoDNNchip [39] proposes a predictor for energy, throughput, latency, and area overhead of DNN accelerators based on architectural parameters. It determines system-level performance metrics in an analytical-model-based coarse-grained mode and a runtime-simulation-based fine-grained mode, but has no clear engagement with backend design optimizations. On the other hand, it is well-understood that the performance of an ML accelerator is acutely dependent on the tradeoffs made in backend design. Numerous technology, methodology, and tool/flow effects must be comprehended, modeled and exploited – e.g., [1] shows that post-routing wirelength can be improved by about 15% with different settings of flow knobs. ML accelerators are considerably more complex than the testcases used in [1], and can be expected to show even greater overall variation in post-routing outcomes due to tool/flow effects. In contrast to all previous works, our approach takes the effect of backend flows into account and effectively ties the prediction of *system-level* performance metrics to backend PPA.

3 KEY DEFINITIONS AND NOTATION

We formally define a set of key terms used in our work.

- **ML accelerator (design).** An ML accelerator or design is the RTL netlist created by a parameterizable ML hardware generator.
- **Workload.** A workload is a user-specified ML algorithm (or a set of algorithms) that runs on an ML accelerator. Due to the inherent structure of the computation for a given network, the cost metrics for a workload – i.e., the energy and runtime of the accelerator – depend on the network topology and not on the specific input data.
- **Architectural parameters.** These are a set of parameters used by a parameterizable ML hardware generator to generate an ML accelerator. A **configuration** is a specific setting of architectural parameters. The parameterizable ML hardware generator can only generate one ML accelerator for a given configuration. This means there is a one-to-one mapping between ML accelerators and configurations for a parameterizable ML hardware generator.
- **Target clock period.** The target clock period is the clock period in the .sdc (Synopsys Design Constraints) file. The target clock frequency (f_{target}) is the reciprocal of target clock period. Altering f_{target} impacts the outcome of the SP&R process. SP&R tools aim to meet the specified f_{target} , neither more nor less. Exceeding the f_{target} can result in increased power consumption and area usage, whereas falling short of the f_{target} will lead to compromised performance.
- **Floorplan utilization.** Floorplan utilization ($util$) is an input parameter within the backend flow that determines the chip area based on the input synthesized netlist. The chip area is typically calculated as total standard cell and macro area within the synthesized netlist, divided by the floorplan utilization.

For an ML accelerator:

- **Power (P)** is the sum of internal, switching, and leakage power, as reported by the SP&R tool after post-routing optimization.
- **Performance** is the effective clock frequency ($f_{effective}$). This is the reciprocal of effective clock period, defined as the target clock period minus the worst slack reported by the SP&R tool after post-routing optimization.
- **Area (A)** is the chip area reported by the P&R tool. For all our runs, we consider a chip aspect ratio of one, implying that the chips are square in shape.
- **Energy (E)** is the total energy required to run the user-specified workload on the ML accelerator. Given an ML accelerator and a workload, a simulator computes the energy based on the instruction mix and the post-SP&R performance/power metrics of the accelerator submodules.
- **Runtime (T)** is the time required to run the user-specified workload. For an ML accelerator and a specific workload, a performance simulator is used to compute the runtime.

4 PROBLEM FORMULATION

4.1 Prediction framework

We divide the problem of full-stack optimization of ML hardware accelerators into two subproblems. Given an ML architectural configuration (x_1, x_2, \dots, x_n), the logical hierarchy graph (LHG) of the RTL netlist, the target clock frequency (f_{target}) and the floorplan utilization ($util$), two subproblems are as follows.

- **Problem 1:** predict backend power (P), performance (f) and area (A).
- **Problem 2:** predict system-level runtime (T) and energy (E).

To solve above two problems, we build two learning-based prediction frameworks:

- The first predicts backend power (P), performance (f) and area (A)

$$(P, f, A) = MLModel(\{x_1, x_2, \dots, x_n; LHG, f_{target}, util\}) \quad (1)$$

- The second predicts system-level runtime (T) and energy (E)

$$(E, T) = MLModel(\{x_1, x_2, \dots, x_n; LHG, f_{target}, util\}) \quad (2)$$

We propose to leverage the RTL netlist produced by the ML hardware generator, together with architectural and backend features, as a strategy to enhance performance of our ML model. We apply the Graph Convolutional Network (GCN) modeling, which is adept at extracting relevant features from a graph. We generate an LHG from the RTL netlist, and incorporate this as an additional input into our GCN model, alongside the architectural and backend features.

4.2 Design Space Exploration

Next, we define the problem of design space exploration. Specifically, for a given target workload, our objective is to figure out the optimal architectural and backend configuration, which minimizes the cost function:

$$(\alpha \times E + \beta \times A) \quad (3)$$

while satisfying following constraints.

- The total power (P) is less than the specified maximum power P_{max} ($P < P_{max}$).
- The runtime (R) is less than the specified maximum runtime R_{max} ($R < R_{max}$).
- The energy (E) and area (A) belongs to the Pareto front of (E, A) ($(E, A) \in Pareto\ Front(E, A)$).

Here, α depends on the expected lifespan of the chip, and β depends on the fabrication cost of the chip.

5 OVERVIEW OF OUR APPROACH




Fig. 2. The ML-based full-stack optimization framework for machine learning accelerators.

We first sample architectural configurations and backend configurations using different sampling methods, e.g., Latin Hypercube sampling, and Halton and Sobol sequence-based sampling. We generate RTL netlist for each sampled architectural configuration and run. Each RTL netlist goes through the SP&R and system-level simulation flow for each sampled backend configuration and backend PPA metrics, system-level metrics are captured for model training and testing. We use this dataset to train different ML models, e.g., XGBoost (XGB), Random Forest (RF), Artificial Neural Network (ANN) and Graph Convolutional Network (GCN).

For a given set of architectural and backend configuration ranges, we use trained models and the Multiobjective Tree-structured Parzen Estimator (MOTPE) to optimize energy and chip area, adhering to power and runtime constraints. We identify the Pareto optimal front for energy and chip area metrics, and select the best configuration according to Equation (3).

5.1 Demonstration Platforms and Simulators

We demonstrate our approach on the accelerator engines from four parameterizable open-source ML hardware generators.

TABLA [26] implements non-DNN ML algorithms such as linear regression, logistic regression, support vector machines (SVMs), backpropagation, and recommender systems.

GeneSys [9] executes DNNs using an $M \times N$ systolic array for GEMM operations such as convolution, and an $N \times 1$ SIMD array for vector operations such as ReLU, pooling, and softmax.

Axiline [9, 40] builds hard-coded implementations of small ML algorithms (e.g., SVM, logistic/linear regression) for training and inference.

VTA [3, 28] is a DNN accelerator where a compute module includes a GEMM core for convolution, along with a 2D array of PEs. VTA is integrated with Apache TVM [5], a deep learning compiler stack.

Integrating system simulations with backend data. The simulators are integrated with the backend analyses, where they receive PPA characteristics generated by our SP&R flow. The simulators used in our study are obtained from the GitHub repository of the VeriGOOD-ML project [41] and VTA hardware design stack [43]. For a specific hardware configuration point, provided as an input, the PPA characteristics feed the simulator with data such as the clock frequency, energy per access for each of the on-chip buffers, and dynamic and leakage power of systolic and SIMD hardware components, or GEMM and ALU hardware components. The performance statistics provided by the simulator are combined with these backend data from the SP&R flow to produce end-to-end runtime, energy, and power for execution of a given ML algorithm.

5.2 Sampling Method

Sampling is a very important step for data generation. Improper sampling leads to an unbalanced dataset, resulting in poor performance of the trained models. Moreover, sampling techniques can help reduce the number of data points needed to train a model without degrading the performance. In this work, we have studied three sampling techniques, including (i) Latin Hypercube sampling (LHS), (ii) low-discrepancy sequence (LDS) using Sobol and (iii) LDS using Halton.

Latin Hypercube sampling. LHS divides the parameter space into equally spaced intervals along each dimension and then randomly selects points in the intervals such that each interval is selected exactly once. During the sampling process we maximize the minimum pairwise distance of the sampled points.

LDS using Halton. An LDS, also known as a quasi-random sequence, is a sequence of points in a multi-dimensional space that exhibits more uniform and evenly distributed patterns, as compared to random sequences. These sequences are generated using deterministic algorithms that carefully distribute points across the space to minimize undesirable patterns. The Halton [30] sequence relies on unique prime number bases to generate uniformly distributed samples.

LDS using Sobol. The Sobol [30] sequence is also an LDS which utilizes primitive polynomials and bitwise operations to generate uniformly distributed samples. In the case of a high-dimensional parameter space, the Sobol sequence is expected to exhibit a more uniform distribution with a smaller sample size than the Halton sequence.

We use the scikit-optimize package [13] to generate samples for all three sampling methods. Both LHS and LDS yield superior results compared to random sampling, particularly when dealing with smaller sample sizes. One of the benefits of LHS is its ability to uniformly sample from the parameter space with a smaller sample size than LDS. However, a limitation of LHS is that to increase the number of samples, one needs to regenerate all the samples and cannot reuse the previously sampled data points. This is because adding new points to existing LHS samples disrupts

the LHS property of maximizing the minimum pairwise distance between sampled points. On the other hand, LDS, which generates samples from a sequence, only needs to extend the sequence to generate new samples. This feature allows LDS to utilize previously sampled data points when the sample size is increased.

5.3 ML Models

In our framework, we employ a range of regression models. A brief description of each model follows.

- **Gradient Boosted Decision Trees (GBDT)** utilize multiple decision trees as weak predictors. New trees are added sequentially to minimize the loss function during the training process.
- **Random Forest (RF)** also uses decision trees, but trains each tree independently using random samples of data. The final decision is generated based on voting over a set of trees or by averaging the predictions generated by each tree.
- **Artificial Neural Network (ANN)** is a biologically-inspired model consisting of multiple neuron or node layers: an input layer, one or more hidden layers, and an output layer consisting of a single node. The output of any node is a linear transformation of the previous layer input followed by a non-linear or linear activation function.
- **Stacked Ensemble** uses multiple “base learner” algorithms to outperform each of the individual base learners. Training entails (i) training of multiple base learners (e.g., RF and GBDT models); and (ii) training of a second-level “meta learner” to find the optimal combination of the base learners as the stacked ensemble model. Theorem 1 in [17] proves that the stacked ensemble model will asymptotically perform as well as the best learner.
- **Graph Convolutional Network (GCN)** performs convolution operations on graphs to capture structural dependencies and relationships inherent within the data. This is accomplished by iteratively propagating and aggregating information throughout the graph, enabling the model to learn from and adapt to the complex interconnected structure of the input data.

We train GBDT, RF and ANN models using the open-source platform H2O [42]. H2O enables fast, distributed, in-memory, and scalable machine learning-based model training. In Section 7.3, we provide a detailed step-by-step guide on how to train GBDT, RF, ANN and Stacked Ensemble models. We train GCN using PyTorch [32] and PyTorch Geometric [11]. In Section 6, we provide a detailed step-by-step guide on how to generate graphs, and in Section 7.3, we outline the process for training the models.

5.4 Two-Stage Model

Design space exploration seeks an optimal implementation of an accelerator for a specified workload, to achieve better backend PPA and system metrics. To explore the design space more efficiently, we pay more attention to a *region of interest* (ROI) in the design space, i.e., the region that contains the “optimal” implementation. Figure 3 gives an example of how to determine the ROI. In the example, we first use the Axiline platform to generate two accelerators (*Design-I* and *Design-II*) with different configurations, to implement a recommender system algorithm. We then run full SP&R flows for the two accelerators under 21 different f_{target} values, and compute corresponding energy and runtime system metrics. Figure 3(a) shows energy versus runtime of *Design-I* and *Design-II* for different f_{target} . The data show a typical division of the design space into three regions: (i) region of *runtime* where we can reduce the runtime at the cost of increasing energy; (ii) region of *balance* where we can achieve lowest energy without introducing too much runtime overhead; and (iii) region of *energy* where the energy will also increase when the runtime increases. In our work, we set the ROI to be the region of balance. To visualize the ROI in terms of f_{target} , we show plots of runtime versus f_{target} in Figure 3(b). We observe that the ROI excludes both extremely high and low




Fig. 3. Illustration of the region of interest (ROI). (a) Energy versus runtime. The ROI is the pink region. (b) Runtime versus target clock frequency. Again, the ROI is the pink region. (c) Target clock frequency versus effective clock frequency. The ROI is the region where $f_{target} = f_{effective}$.

f_{target} . Then, by examining $f_{effective}$ versus f_{target} (Figure 3(c)), we may further characterize the ROI in terms of the difference between f_{target} and $f_{effective}$: post-routed designs tend to have smaller negative slacks at higher f_{target} and larger positive slacks at lower f_{target} . Given the above, we define our ROI in terms of the difference between f_{target} and $f_{effective}$, as follows:

$$ROI = \{f_{target} | abs(f_{effective} - f_{target}) \leq \epsilon \times f_{target}\} \quad (4)$$

We include floorplan utilization as a separate knob to control chip area. We observe that high utilization significantly impairs the outcomes of the backend P&R tool, leading to poor PPA. Figure 4(a) presents the $f_{effective}$ vs. f_{target} plot for the Axiline design on GF12. For f_{target} values of 1.03 and 1.33 GHz, the floorplan utilization hovers around 90%, which results in poor postRouteOpt performance for most of the Axiline designs. Additionally, when the f_{target} is very high, the P&R tool struggles to achieve the desired performance, resulting in a poor $f_{effective}$. Conversely, when f_{target} is very low, the tool yields a higher $f_{effective}$ than f_{target} . These extreme f_{target} values are also undesirable as the outcomes from the P&R tool for these frequencies tend to vary significantly, making them challenging to model accurately. So, these data points are considered as outliers, since they do not correspond to relevant design points, and since their inclusion in the training dataset deteriorates the performance of the model.

We modify the two-stage inference model proposed in [10] into a two-stage model based on the ROI definition above. The goal is to efficiently detect outliers and prevent them from impacting the performance of the model. The two-stage model functions as follows: (i) we first train a binary classification model to detect the data points that belong to the ROI; (ii) we then train all our models to predict PPA only for the data points that belong to the ROI; (iii) we employ these trained




Fig. 4. Effective clock frequency vs. target clock frequency plot for (a) Axiline, (b) VTA and (c) TABLA designs on GF12 enablement. In this case, the floorplan utilization is not the same for all f_{target} values; it varies as shown in Figure 6.

models to predict PPA solely for the predicted data points that belong to the ROI according to the classification model; and (iv) if the classification model predicts that a data point does not belong to the ROI, we discard this data point. In Equation (4), ϵ is a parameter used to define the size of the ROI. For smaller ML accelerators such as Axiline, where the deviation of the $f_{effective}$ from the f_{target} is generally small, we set ϵ to 0.1. For larger ML accelerators such as GeneSys, VTA and TABLA, where the deviation of $f_{effective}$ from f_{target} tends to be larger, we set ϵ to 0.3.

5.5 Design Space Exploration

In our methodology, we utilize the above two-stage model for DSE of both architectural and backend configurations. During this DSE process, our initial step involves the identification of the Pareto front of backend metrics (power, performance and area) and system-level metrics (runtime and energy). This is accomplished via the multi-objective tree-structured Parzen estimator (MOTPE). Subsequently, the optimal configuration is selected according to a user-specified cost function.

MOTPE-based DSE. MOTPE [31] is a sequential model-based optimization technique. It iteratively builds a surrogate model to predict performance and gather additional data informed by this model. The estimator constructs distributions of good (G) and bad (B) samples, categorizing samples based

on their relative position in the objective space with respect to the current Pareto front. Before forming these internal distributions, the algorithm collects multiple random samples. It utilizes a non-parametric multivariate density estimation model, commonly referred to as the Parzen window, to construct these distributions. Subsequently, the MOTPE selects the sample which maximizes the G/B ratio, which ensures superior sampling efficiency. A significant advantage of MOTPE is its capacity to handle both discrete and continuous-valued parameters, thereby facilitating its application across a broad range of optimization scenarios. When conducting DSE of ML accelerators, backend parameters such as floorplan utilization and target clock frequency are continuous in nature, whereas architectural parameters such as the number of processing units and processing elements are discrete. This makes MOTPE-based optimization well-suited to find the Pareto front points of PPA and system-level metrics of energy and runtime. Based on the desired configuration and cost function, we choose the final architectural and backend configuration of the ML accelerator. Identifying the Pareto front allows us to understand the tradeoffs among different metrics, which is independent of user-specified weights in the cost function (i.e., α and β in Equation (3)).

6 GRAPH GENERATION

ML accelerators exhibit a high degree of modularity in their design. For different architectural configurations, the ML hardware generators leverage various building blocks to generate the RTL netlist. We extract information about these building blocks and their connections from the RTL netlist. A graph representation of the connection between these building blocks is utilized in training our GCN models, which helps enhance model performance. For the GCN model, we extract the logical hierarchy graph (LHG) from the RTL netlist. The specifics of the logical hierarchy graph are as follows.

Logical hierarchy graph (LHG). As the name suggests, the LHG represents the logical hierarchy tree of the design for a given architectural configuration. Each module instantiation in the RTL netlist is mapped to a node in the LHG. Each undirected edge connects a parent module to its sub-module. All the leaf modules are the building blocks of the ML hardware generator. Figure 5(a) depicts the flow of generating an LHG for a given architectural configuration.

- We first generate the RTL netlist for a given architectural configuration, using an RTL generator such as VTA, GeneSys, TABLA or Axiline.
- Next, we transform the RTL netlist into a structural netlist, referred to as a *generic netlist*, using Cadence Genus 21.1.
- Using Pyverilog [36, 38], we generate the abstract syntax tree (AST) of the generic netlist.
- From the AST, we extract node features and generate the LHG using Algorithm 1.

The generic netlist serves as a structural representation of the RTL netlist, composed of Verilog primitives like *or*, *and* and *inv* for combinational logic, as well as dedicated modules such as flip-flops and latches for sequential logic. We generate and parse the AST of the generic netlist using Pyverilog [36, 38]. Algorithm 1 displays the detailed steps of LHG generation. Initially, we list all the modules of the RTL netlist and extract the node features illustrated in Figure 5(c). These features include input and output signal counts, average number of input and output bits, combinational cell count, flip-flop count, memory count and the average number of inputs for combinational cells. Importantly, these features rely solely on the RTL netlist and not on the backend parameters, i.e., f_{target} and $util$; therefore, changing the backend configuration does not require updating the LHG.

The advantage of using a generic netlist instead of the RTL netlist is that we can directly extract the number of combinational cells and the flip-flop count for each module, which is not possible with the AST generated directly from the RTL. During the synthesis process, the RTL netlist is




Fig. 5. (a) Logical hierarchy graph generation flow. (b) Example of logical hierarchy graph of an Axiline design. Here, nodes with the same color correspond to the building blocks with the same functionality. (c) Details of node features.

Algorithm 1: Generate Logical Hierarchy Graph from AST.

Input: AST, TopModuleName

Output: Logical hierarchy graph G

- 1 Parse AST using Pyverilog and create a list of unique modules
- 2 Extract features for each module and create a reference node list
- 3 Update the list of child nodes in the reference node list
- 4 $G \leftarrow$ Empty Graph; $id \leftarrow 0$; $pid \leftarrow -1$
- 5 *AddNodeToGraph*(*refNode* of TopModule, G , pid , id)
- 6 **return** G

Procedure: *AddNodeToGraph*

Input: *refNode*, G , pid , id

Output: id – is the node count of the updated graph G

- 1 $G.addNode(id, refNode)$
 - 2 $node_id \leftarrow id$; $id \leftarrow id + 1$
 - 3 **if** $pid \neq -1$ **then**
 - 4 | $G.addEdge(pid, node_id)$
 - 5 **end**
 - 6 **for** *subModuleNode* **in** *refNode.subModuleList* **do**
 - 7 | $id \leftarrow AddNodeToGraph(subModuleNode, G, node_id, id)$
 - 8 **end**
 - 9 **return** id
-

mapped to a specific design library based on the given *Synopsys Design Constraints*. In contrast, during the generic netlist generation process, the RTL netlist is transformed to a structural format. So, the time taken to generate the generic netlist is significantly less than the synthesis runtime.

For example, for a GeneSys design with 900K instances, the synthesis process takes 222 minutes, whereas the generic netlist generation process only takes 72 minutes.

Once we have all the node features, we instantiate the graph and utilize the *AddNodeToGraph* procedure to create the LHG. The *AddNodeToGraph* procedure initially adds the node corresponding to the top module, then uses depth-first search to add the node corresponding to the submodule. When adding the node corresponding to a submodule, it also creates an edge between the parent module and the submodule to ensure connectivity. Figure 5(b) shows the logical hierarchy graph of an Axiline design.

The number of nodes in an LHG, even for a very large ML accelerator with millions of instances, amounts to only a few thousand. For example, a GeneSys design with 900K instances has around 3,000 nodes in its LHG graph. The LHG graph represents the logical hierarchy tree, so the number of edges is one less than the number of nodes. Therefore, a high instance count does not pose any hindrance. Moreover, we opt to use graph convolutional layers such as *GCNConv* and *GraphConv*, over simple GNN layers such as *GraphSAGE*, because graph convolutional layers possess the capability to extract global features from the graph. Considering that the node count of the LHG is relatively low, on the order of thousands, the use of graph convolutional layers enables the efficient training of our models. We can thus navigate the large-scale structure of ML accelerators while maintaining a computationally tractable model. In Section 7.3, we include the details of the training process for the GCN model, and in Section 8, we discuss the performance of the model.

7 EXPERIMENTAL SETUP

In this section, we describe our experimental setup, which encompasses (i) the method of data generation; (ii) the separation of data into training and testing sets for the prediction of PPA along with system-level metrics for unseen backend and unseen architectural configurations; and (iii) the detailed steps involved in different model training procedures.

7.1 Data Generation

We divide the data generation process into three substeps: (i) sampling of architectural parameters and RTL netlist generation; (ii) sampling of backend parameters; and (iii) PPA and system-level metric data generation.

Sampling of architectural parameters and RTL netlist generation. All platforms, namely TABLA, GeneSys, VTA and Axiline, are parameterizable, with corresponding tunable architectural parameters shown in Table 1. We use a variety of strategies to generate multiple configurations for each platform. Prior works on DNN accelerators based on systolic arrays [14, 29] and vector dot-products [3] report architectural parameters such as array dimension, data bitwidth, on-chip buffer size and off-chip bandwidth. For GeneSys and VTA, we use such insights from prior works to guide our choice of architectural parameters. We proportionally scale buffer size and bandwidth parameters based on array dimensions. For each array dimension, we select other architectural parameters by changing ratios of the buffer sizes, so as to exercise various data reuse tradeoffs in DNNs. For example, a larger WBUF facilitates more weight reuse while a larger OBUF biases a design toward more on-chip reduction of the partial sums. For TABLA, we explore multiple configurations using variations of the structures shown in [26]. For Axiline, we use *Latin Hypercube Sampling* (LHS) for integer architectural parameters such as dimension and number of cycles, thus achieving uniform coverage in each dimension; and we simply enumerate all the combinations for all other remaining architectural parameters. In Section 8.1, we conduct a detailed analysis of the impact of various sampling methods and sample sizes on the prediction of unseen architectural configurations, specifically for the Axiline design. In Section 8.3, we show that our model underperforms when the

testing dataset falls outside the range of the training dataset. Therefore, it is essential to ensure that the range of training dataset covers the testing dataset.

Table 1. Architectural parameters for four design platforms.

Platforms	Feature	Candidate Values	Description
TABLA	PU	4, 8	# processing units
	PE	8, 16	# processing engines in each PU
	bitwidth	8, 16	bit width of internal bus
	input bitwidth	16, 32	bit width of IO bus
	benchmark	recommender systems backpropagation	ML algorithms
GeneSys	weight data width	4 – 8 (integer)	bit width of weight data (bit)
	activation data width	4 – 8 (integer)	bit width of input activation data (bit)
	accumulation width	32 (integer)	bit width of output accumulation (bit)
	WBUF capacity	16 – 256 (integer)	size of weight buffer (KB)
	IBUF capacity	16 – 128 (integer)	size of input buffer (KB)
	OBUF capacity	128 – 1024 (integer)	size of output buffer (KB)
	SIMD VMEM capacity	128 – 1024 (integer)	size of vector memory in VMEM (KB)
	WBUF AXI data width	64 – 256 (integer)	AXI bandwidth for the WBUF (bits/cycle)
	IBUF AXI data width	128 – 256 (integer)	AXI bandwidth for the IBUF (bits/cycle)
OBUF AXI data width	128 – 256 (integer)	AXI bandwidth for the OBUF (bits/cycle)	
SIMD AXI data width	128 – 256 (integer)	AXI bandwidth for the VMEM (bits/cycle)	
VTA	weight data width	8 (integer)	bit width of weight data (bit)
	activation data width	8 (integer)	bit width of input activation data (bit)
	accumulation width	32 (integer)	bit width of output accumulation (bit)
	WBUF capacity	16 – 256 (integer)	size of weight buffer (KB)
	IBUF capacity	16 – 128 (integer)	size of input buffer (KB)
	OBUF capacity	32 – 512 (integer)	size of output buffer (KB)
off-chip bandwidth	64 – 512 (integer)	total external bandwidth (bits/cycle)	
Axiline	benchmark	SVM, linear regression, logistic regression, recommender systems	ML algorithms
	bitwidth	8, 16	bit width for computation units
	input bitwidth	4, 8	bit width for initial inputs
	dimension	5 – 60 (integer)	dimension for stages 1 and 3
	num of cycles	1 – 25 (integer)	number of cycles required for stages 1 or 3 to process one input vector

Sampling of backend parameters. As mentioned in Section 4, we incorporate the floorplan utilization (*util*) as another backend parameter alongside the target clock frequency. This allows for the prediction of chip area. If we were to separately sample the target clock period and floorplan utilization, and then enumerate all configurations, it would significantly inflate the total number of configurations and be highly inefficient. Thus, we employ LHS to sample backend configurations. The performance of a chip is directly proportional to the clock frequency, while it is inversely proportional to the clock period. So, we sample from the target clock frequency space during backend parameter sampling. We then convert the frequency to the target clock period for the SP&R data generation. Figures 6(a) and (b) show the backend configurations sampled for Axiline, and for TABLA, GeneSys and VTA designs. For Axiline, we sample floorplan utilization from 40% to 90% and target clock frequency from 0.4 GHz to 2.2 GHz. For macro-heavy TABLA, GeneSys and VTA designs, we sample floorplan utilization from 20% to 60% and frequency from 0.2 GHz to 1.5 GHz.




Fig. 6. Backend configurations sampled using Latin hypercube sampling. Blue dots correspond to the training dataset and red dots correspond to the testing dataset.

PPA and system-level metric data generation. After sampling the architectural configurations, generating the RTL, and sampling the backend configurations, we run commercial synthesis, place and route, and collect post-route optimization PPA metrics. We execute the logic synthesis using Synopsys Design Compiler R-2020.09, generating the synthesized netlist. We then carry out place and route using Cadence Innovus 21.1 to capture the post-route optimization PPA metrics. All of our tool scripts are available in the VeriGood-ML GitHub repository [44]. For macro-heavy designs, we employ Innovus' concurrent macro placer to automatically place all the macros. We conduct all of our studies using the GLOBALFOUNDRIES 12LP (GF12) enablement. For Axiline, we also generate PPA metrics on the open enablement NanGate45 [45] to demonstrate the adaptability of our framework across different platforms. Once we have the post-route optimization database, we run simulations to capture the system-level runtime and energy metrics. Here, we set the workloads to be the widely-used ResNet-50 and MobileNet-v1 networks for the GeneSys and VTA designs, respectively. The workload of each TABLA or Axiline design is determined by its benchmark parameter (see Table 1).

7.2 Dataset Separation

After generating the data, we separate it into training and testing datasets. We train and test our model using two types of datasets, specifically divided based on backend and architectural configurations. These are respectively referred to as the *unseen backend dataset* and the *unseen architectural dataset*, respectively.

Unseen backend dataset. As the name implies, the training and testing datasets encompass entirely different sets of backend configurations, though the architectural configurations within both datasets remain the same. We sample 30 data points for training and 10 for testing, making sure there is no overlap between any of these datasets. This distinct sampling helps to ensure coverage of the entire backend design space. Figure 6 displays the backend configurations sampled for Axiline, TABLA, GeneSys and VTA for training, and testing with GF12 enablement. For Axiline, an additional 10 data points are sampled for model validation during the training process.

Unseen architectural dataset. In this case, the training and testing datasets comprise entirely of different sets of architectural configurations, while the backend configurations remain consistent across both datasets. Just as with unseen backend configurations, we ensure no overlap between

the training and testing datasets. For the Axiline design, the training dataset contains 24 configurations, while the validation and testing datasets each consist of 10 configurations. Again, we separately sample all three (i.e., training, validation, and testing) datasets using LHS to help ensure a coverage of each dataset over the architectural design space. (Section 8.1 discusses in detail the impact of sampling training configurations using different methods for varying sample sizes.) For TABLA, GeneSys, and VTA, we randomly divide the dataset into a 4:1 ratio for training and testing, respectively, based on architectural configurations.

In contrast to our previous work [10], where we randomly divided the training and testing datasets in a 4:1 ratio, in this study we separately sample training and testing configurations. Given the better coverage of the testing dataset, effective performance of the trained model on these datasets is a stronger indicator of promising performance on unseen datasets during DSE.

7.3 Model Training

In this work, we train and evaluate a total of 200 ML models, spanning four platforms (Axiline, TABLA, GeneSys and VTA), five metrics (power, performance, area, energy, and runtime), five types of machine learning models (GBDT, RF, ANN, Stacked Ensemble and GCN) and two datasets (unseen backend and unseen architectural). We tune the hyperparameters of each model except GCN, using the H2O package and a random discrete search method. Table 2 presents the hyperparameters of each machine learning model type that we tune. In the following subsections, we first discuss the importance of having a separate validation dataset instead of relying solely on cross-validation, and then delve into the detailed steps of hyperparameter tuning for each model.

Preference for validation dataset over cross-validation. We find that one of the primary causes of the poor performance of the ANN model in our previous study [10] is related to the use of cross-validation. Using cross-validation does not necessarily ensure adequate coverage of the design space, despite the fact that the complete training dataset has this property. This leads to a bias in the model that develops during the training process, which results in high μ APE and MAPE. As mentioned in Section 7.2, by separately sampling a validation dataset that provides a thorough coverage of the design space, we achieve a substantial improvement in the performance of the model on the testing dataset. During hyperparameter tuning, we employ the validation dataset to select the best hyperparameters and then deploy them on the testing dataset for evaluation. We apply this approach to the model training of Axiline designs. However, for TABLA, GeneSys, and VTA designs, generating the RTL netlist for different architectural configurations requires significant manual effort. So, we opt for five-fold cross-validation for these designs.

Training of GBDT and RF. We use H2O and adopt the same strategy to train both the GBDT and RF models. Hyperparameter tuning using H2O random discrete [4] grid search is executed in two stages. In the first stage, we set the number of trees to a very large value (500 for RF and 300 for XGB) and tune the remaining hyperparameters. From the best hyperparameter configuration, we find the best max_depth to narrow down the search space for max_depth . For RF, we also reduce the search space for $mtries$. The range for max_depth is reduced to best $max_depth \pm 3$. For RF, we retain the $mtries$ value determined in the first stage. In the second stage, we conduct another round of hyperparameter search with the updated search space for max_depth in both RF and GBDT and for $mtries$ in RF. We choose the model with the lowest Root Mean Square Error (RMSE), computed using Equation (5) on the validation dataset during the random discrete search process. This optimized model is then applied to the testing dataset.

$$RMSE = \sqrt{\frac{1}{n} \sum_{i=1}^n (y_{actual} - y_{predicted})^2} \quad (5)$$

Table 2. Tuned hyperparameters for *GBDT*, *RF* and *ANN*.

Model	Parameters	Type	Range	Description
<i>GBDT</i>	n_estimator	integer	[20 – 500]	# gradient boosted trees
	max_depth	integer	[2 – 20]	maximum tree depth
<i>RF</i>	n_estimator	integer	[50 – 1000]	# decision trees in the forest
	mtries	enum	[1 – total feature count]	# features considered for best split
	max_depth	integer	[5 – 100]	max tree depth
<i>ANN</i>	num_layer	integer	[3 – 9]	# hidden layers
	num_node	enum	[8, 16, 32]	nodeCount input in Algorithm 2
	act_func	enum	[Tanh, Rectifier, Maxout]	activation function
<i>GCN</i>	conv_layer	enum	[GraphConv, GCNConv]	type of graph convolutional layer
	num_conv_layer	integer	[2 – 6]	# convolutional layers
	num_fc_layer	integer	[2 – 9]	# fully connected layers
	batch_size	integer	[16, 32, 64]	training batch size
	lr	float	[10^{-2} – 10^{-5}]	learning rate

Algorithm 2: Generation of hidden layer configurations.**Input:** nodeCount, hLayerCount, minP = 2, maxP = 7**Output:** layer – i^{th} element of the list is the number of nodes in the i^{th} hidden layer.1 **Function** getNodeConfig(*nodeCount*, *hLayerCount*, *minP*, *maxP*):2 $P = \text{ceil}(\log_2(\text{nodeCount}))$;3 $\text{expMaxP} = \min((\text{hLayerCount} + \text{minP} + P)/2, \text{maxP})$;4 **if** $\text{expMaxP} \leq P$ **then**5 $\text{expMaxP} = P + 1$;6 **end**7 $\text{incrP} = \text{expMaxP} - P$;8 $\text{decrP} = \min(\text{expMaxP} - \text{minP} + 1, \text{hLayerCount} - \text{incrP})$;9 $\text{sameP} = 0$;10 **if** $\text{hLayerCount} > \text{incrP} + \text{decrP}$ **then**11 $\text{sameP} = \text{hLayerCount} - \text{incrP} - \text{decrP}$;12 **end**13 $\text{layer} = []$;14 Add 2^P to *layer* *incrP* times while increasing *P* by 1;15 Add 2^P to *layer* *sameP* times;16 Add 2^P to *layer* *decrP* times while decreasing *P* by 1;17 **return** *layer*;

Training of ANN. For the ANN model, determining an effective hidden layer configuration is crucial. In previous work [10], hidden layer configurations are generated such that all hidden layers have identical node configurations, which has further room for improvement. The key idea is to map the features to a higher dimensional space and then gradually reduce them to a smaller dimension. This allows the model to extract complex representations and make the data more separable. To address this, we apply Algorithm 2 to create the hidden layer configurations. In




Fig. 7. Configuration of the GCN architecture used for backend PPA and system-metric prediction.

Algorithm 2, $nodeCount$ represents the count of nodes in the first hidden layer, and $hLayerCount$ denotes the total number of hidden layers. The values $minP$ and $maxP$ are used to constrain the minimum and maximum number of nodes in the hidden layer, respectively, to 2^{minP} and 2^{maxP} .

- In lines 2-3, we calculate $expMaxP$. The value $2^{expMaxP}$ represents the expected maximum number of nodes in the hidden layer.
- In lines 4-6, we update $expMaxP$ if the expected maximum node count is fewer than the number of input nodes.
- In lines 7-12, we determine respectively the number of layers where the node count will increase, decrease, and remain constant at $2^{expMaxP}$.
- In lines 13-17, we calculate the node count for each layer and return the layer configuration.

Our algorithm consistently uses a power-of-two for the node count in each hidden layer, which provides high resource-efficiency. We employ the parameter values provided in Table 2 to generate all the configurations for the hidden layers. We perform the hyperparameter search for these hidden layer configurations and the set of activation functions presented in Table 2. During model training, we leverage adaptive learning rates. The model exhibiting the lowest RMSE value (Equation (5)) on the validation dataset is selected. We carry out this hyperparameter tuning of ANN models using the H2O random discrete [4] grid search. The selected model is then applied to the testing dataset for evaluation.

Training of Stacked Ensemble. We employ the stacked ensemble model of H2O, where we use the trained models of GBDT, RF and ANN as base learners, with linear regression acting as meta learner. Here, only the top seven models from the hyperparameter search process of GBDT, RF and ANN are chosen as the base learners.² This approach ensures a sufficient degree of variation in the selection of base learners, while filtering out the poorly performing models.

Training of GCN. We have implemented the GCN model using PyTorch and PyTorch Geometric. The GCN architecture used to train our model is depicted in Figure 7. For both the graph convolutional layers and the fully connected layers, we use the *ReLU* activation function. The convolutional layers generate node embeddings, and we then employ the *GlobalMeanPool* function that computes the average of all the node embeddings, i.e.,

$$GlobalMeanPool(X) = \frac{1}{N} \sum_{i=1}^N X_i \quad (6)$$

The GCN models incorporate not only architectural and backend features but also extract features from *LHG*s. Given that ML accelerators are inherently modular and have shared building

²Our background studies empirically suggest that choosing the top seven models gives the best results.

blocks, this enables the GCN models to produce more insightful embeddings for PPA and system-level metric predictions. Figure 8 shows the t-SNE plot of the graph embeddings generated for TABLA, VTA, and Axiline designs. Here, different colors are used to plot graph embeddings of different architectural configurations. In the t-SNE plot, we see clear distinctions between different architectural configurations. Since the PPA and system-level metrics differ for these configurations, it indicates that the GCN models are well-trained.

Following the generation of graph embeddings, we input them into the fully connected layer to produce the final predictions. The configuration of the fully connected layer is generated using the *getNodeConfig* function, with the graph embedding size and the number of fully connected layers serving as inputs, corresponding to *nodeCount* and *hLayerCount*, respectively. While training our model, we employ the mean absolute percentage error (μAPE) loss, defined as

$$\mu APE = \frac{1}{n} \sum_{i=1}^n \left| \frac{y_{actual} - y_{predicted}}{y_{actual}} \right| \times 100 \quad (7)$$

Throughout the training of the GCN model, we utilize the Adam [16] optimizer with decaying learning rate; decaying factor is set to 0.7 with a patience of 5. We also implement early stopping if no improvement in the model's performance on the validation dataset is observed for 20 consecutive epochs. Upon completion of the training, the model exhibiting the lowest validation error is chosen for testing on the test dataset.

We employ the *HyperOptSearch* function of Ray Tune [23] to automatically optimize various parameters such as the type of graph convolutional layer, the number of convolutional layers, the number of fully connected layers, the batch size, and the learning rate as shown in Table 2. The best configuration is determined based on the following loss function,³ which captures both the average and worst-case performance:

$$loss = \mu APE + 0.3 \times MAPE \quad (8)$$

8 EXPERIMENTAL RESULTS

In this section, we present our experimental results. First, we show the performance of our model using various sampling methods and sample sizes. We then demonstrate the performance of the model for unseen backend and architectural configurations. Next, we study our model performance for limited training dataset. Finally, we utilize the trained model for the DSE of Axiline and VTA designs.

8.1 Assessment of Sampling Methods and Sample Sizes

The selection of an appropriate sampling method and sample size is crucial, as a poor choice may result in non-uniform sampling. This can subsequently lead to the development of biased models or necessitate a larger volume of data points in order to achieve the desired performance. To identify the appropriate sampling method and sample size, we train our models using data obtained from various sampling techniques and a range of sample sizes. Subsequently, we assess the performance of the trained models on unseen test configurations, capturing the mean absolute percentage error (μAPE) and maximum absolute percentage error ($MAPE$). Additionally, we compute standard

³In our experiments with the GCN model, the value of μAPE varies within the range [0 – 20], whereas $MAPE$ varies in the range [0 – 60]. To ensure both μAPE and $MAPE$ on the same scale, we use a weight of 0.3 ($20/60 \approx 0.3$) for $MAPE$.




Fig. 8. t-SNE plot of the graph embedding generated by the trained GCN models for (a) TABLA, (b) VTA and (c) Axiline designs. Here, the data points highlighted with same color represent the same architectural configuration, but with different backend configurations.




Fig. 9. Axiline architectural configurations sampled using (a) Latin Hypercube Sampling, (b) Sobol Sequence, and (c) Halton Sequence. Blue, cyan, and red dots respectively denote training, validation, and testing configurations.

deviation of *APE* (STD *APE*) on the test configurations to measure stability of model performance on unseen configuration across the architectural parameter space. A smaller value of STD *APE* indicates stable model performance on the unseen configurations.

Table 3 shows the performance of different ML models for Axiline-SVM on the testing dataset when the training data is sampled using Latin Hypercube Sampling, Sobol Sequence, and Halton Sequence with sample sizes of 16, 24, and 32. For a given sample size and machine learning model, we use bold font to indicate the result of the top-performing sampling method. From Table 3, we make the following observations.

- Consistent with expectations, across all sampling methods, an increase in sample size leads to a decrease in both μAPE and STD *APE*, thus indicating an improvement in model performance.
- When considering smaller sample sizes, the GCN models demonstrate superior results in terms of both STD *APE* and *MAPE* in comparison to other models.
- In 12/24 instances, LHS yields superior results in terms of μAPE , and in 10/24 instances, in terms of both *MAPE* and STD *APE*, in comparison to other sampling techniques. Overall, LHS demonstrates better performance than either the Sobol or Halton methods. Consequently, we choose to use LHS in experiments reported below.
- The model's performance, across all metrics, does not exhibit substantial improvements when the sample size is increased from 24 to 32. Hence, for the experiments reported below, we maintain a sample size of 24.

To recap: in the remaining portion of our experiments, we employ LHS with a sample size of 24 to generate the training dataset for Axiline designs.

8.2 ML Model Assessment

We now present the results of our model's performance for predicting backend PPA metrics, and system-level runtime and energy for unseen backend and architectural configurations. Our performance evaluation is based on μAPE , *MAPE* and STD *APE*. The latter helps us understand how consistently our model performs on the testing dataset.

Results for unseen backend configurations. Table 4 presents the performance of the ML model for unseen backend configurations in predicting post-SP&R PPA and system-level metrics for TABLA, Genesys, VTA, and Axiline designs, implemented on GF12 and/or NG45. For the ROI classification task, all models for the GF12 implementation achieve at least 96% accuracy and an F1 score of 0.97. For the Axiline NG45 implementation, all models achieve at least 94% accuracy and an F1 score of 0.96. These results demonstrate the excellent performance of our models in identifying whether data points belong to the ROI. In Table 4, the best-performing model based on μAPE for each design and each metric is highlighted in bold. Based on this table and for these models, we make the following observations.

- The best-performing ML model achieves a μAPE of less than 6% and a *MAPE* of less than 30% for backend PPA prediction. For Axiline-NG45, the backend power prediction using the GCN model yields the highest *MAPE*. Upon investigating the model, we find that the STD *APE* on the testing dataset is 4.81.
- The best-performing ML model achieves a μAPE of less than 5% and a *MAPE* of less than 37% for system-level metric prediction. For Axiline-NG45, the system-level runtime prediction using the GBDT model yields the highest *MAPE*. Upon investigating the model, we find that the STD *APE* on the testing dataset is 3.77.

Results for unseen architectural configurations. Table 5 shows the performance of the ML model for unseen architectural configurations in predicting post-SP&R PPA and system-level metrics for TABLA, Genesys, VTA, and Axiline designs, implemented on GF12 and/or NG45. For

Table 3. ML model performance on unseen architectural configurations for different sampling methods and sample sizes. Here, the standard deviation of *APE* (*STD APE*) represents the variation in *APE* across all different test configurations. A smaller value of *STD APE* indicates stable performance on unseen architectural configurations.

Sampling Details		ML Model	Backend Power			System-Energy		
Method	Size		μAPE	STD <i>APE</i>	<i>MAPE</i>	μAPE	STD <i>APE</i>	<i>MAPE</i>
LHS	16	GBDT	20.37	13.14	84.16	32.65	25.68	88.69
		RF	17.63	10.01	57.00	36.58	23.28	78.84
		ANN	2.67	1.31	23.02	4.36	2.95	28.13
		GCN	2.96	0.45	15.89	3.06	0.99	13.92
	24	GBDT	13.20	8.07	58.63	15.25	9.92	65.02
		RF	14.76	12.29	84.38	14.38	12.07	68.17
		ANN	1.80	0.54	15.83	3.44	2.26	21.73
		GCN	3.00	0.91	15.38	2.71	0.74	16.21
	32	GBDT	13.61	6.07	59.70	9.75	6.69	48.34
		RF	12.06	6.73	44.10	21.88	20.00	84.68
		ANN	2.03	0.70	13.24	4.00	3.65	31.51
		GCN	2.57	0.70	15.99	2.20	0.66	19.92
Sobol	16	GBDT	18.02	15.64	72.16	28.19	16.12	82.50
		RF	22.58	15.07	75.50	39.63	15.15	85.97
		ANN	3.18	1.52	20.67	5.16	2.15	24.11
		GCN	3.24	0.94	18.03	3.32	0.87	22.39
	24	GBDT	14.31	10.65	80.92	34.14	33.93	99.20
		RF	18.32	13.78	73.92	29.41	19.15	89.63
		ANN	2.70	1.31	27.40	5.19	2.45	22.21
		GCN	2.51	1.05	15.89	2.62	0.69	15.85
	32	GBDT	14.95	9.98	37.90	21.45	16.52	34.89
		RF	16.06	12.74	33.85	25.84	27.19	46.02
		ANN	2.39	1.00	25.07	2.59	1.46	21.31
		GCN	2.58	0.72	18.03	2.14	0.72	18.87
Halton	16	GBDT	19.28	15.32	80.90	48.54	43.57	85.08
		RF	21.46	18.24	88.02	49.52	79.62	85.01
		ANN	4.07	2.57	37.25	9.22	8.23	60.09
		GCN	3.81	1.46	18.38	4.31	1.30	18.38
	24	GBDT	12.80	7.80	69.04	26.27	16.46	79.35
		RF	13.15	10.63	49.89	20.57	12.01	61.67
		ANN	1.94	0.57	13.31	3.01	2.50	32.13
		GCN	2.65	0.40	17.07	2.51	0.71	16.38
	32	GBDT	8.88	3.80	32.64	27.48	24.46	95.76
		RF	11.46	7.65	40.66	21.48	13.39	58.25
		ANN	2.27	0.59	21.03	2.44	1.08	18.07
		GCN	2.74	0.58	19.73	2.71	0.84	15.98

the ROI classification task all the models for GF12 implementation achieve at least 95% accuracy and 0.97 F1 score. This indicates that models are performing very well in determining whether the data points belong to the ROI. In Table 5, the best-performing model based on μAPE for each design and each metric is highlighted in bold. Based on this table and for these models, we make the following observations.

Table 4. Performance of ML models for unseen backend configurations.

Design	ML Model	Backend-Perf		Backend-Power		Backend-Area		System-Energy		System-Runtime	
		μAPE	$MAPE$	μAPE	$MAPE$	μAPE	$MAPE$	μAPE	$MAPE$	μAPE	$MAPE$
TABLA GF12	GBDT	3.09	14.02	2.88	11.94	0.78	3.02	1.22	5.15	3.44	13.28
	RF	6.13	29.43	3.58	12.15	2.59	10.55	1.83	5.08	6.17	20.39
	ANN	3.21	11.05	2.88	13.36	0.24	0.93	0.85	2.73	3.14	17.15
	Ensemble	2.82	11.00	2.28	9.51	1.25	6.33	0.93	3.53	3.84	14.55
	GCN	2.75	11.56	2.18	8.94	0.54	5.64	0.93	5.39	3.03	11.82
GeneSys GF12	GBDT	7.16	22.74	8.57	26.41	3.93	12.82	1.50	7.03	6.76	20.15
	RF	11.04	23.52	8.48	18.29	3.25	7.46	1.56	7.60	8.99	34.54
	ANN	6.50	15.49	5.26	17.93	0.84	2.27	2.80	7.80	6.40	18.46
	Ensemble	8.38	24.36	6.45	22.02	1.00	3.04	1.80	5.37	6.45	17.86
	GCN	6.00	20.59	7.28	15.81	0.49	1.30	1.80	5.11	5.83	15.51
VTA GF12	GBDT	2.75	13.38	2.84	12.75	1.90	13.14	1.89	8.27	2.84	12.18
	RF	5.67	35.31	4.57	28.02	2.66	12.64	2.07	7.58	4.68	24.74
	ANN	2.29	14.00	2.05	8.59	0.89	3.85	7.29	24.37	2.47	10.54
	Ensemble	2.79	14.57	2.67	11.94	1.15	4.35	2.36	10.43	4.07	12.04
	GCN	2.16	12.21	2.18	7.77	0.66	4.02	2.46	6.92	2.31	8.53
Axiline GF12	GBDT	0.77	5.24	2.20	14.70	2.74	13.59	1.34	12.31	1.15	8.87
	RF	6.55	36.06	3.79	29.70	3.50	16.94	1.32	13.00	7.53	91.34
	ANN	0.78	8.69	2.78	28.19	2.21	53.32	4.46	77.34	1.29	13.16
	Ensemble	0.70	8.50	2.44	28.53	1.46	20.99	9.15	95.32	1.05	8.30
	GCN	3.06	49.65	1.52	22.69	1.82	16.09	2.68	37.83	1.39	25.56
Axiline NG45	GBDT	3.56	22.73	7.01	33.61	2.60	12.62	6.43	51.06	3.95	36.78
	RF	4.56	30.57	9.38	45.35	3.70	13.38	6.92	41.56	4.21	44.36
	ANN	3.48	25.40	8.48	83.22	1.93	25.85	7.04	51.25	6.60	45.50
	Ensemble	3.15	23.61	7.68	54.21	1.39	8.81	8.91	75.83	5.16	31.31
	GCN	4.74	36.25	5.19	29.98	3.03	13.48	4.97	25.07	4.59	55.06

- The best-performing ML model achieves a μAPE of less than 7% and a $MAPE$ of less than 37% for backend PPA prediction. For Axiline-NG45, the backend power prediction using the GCN model yields the highest $MAPE$. Upon examining the model, we find that the $STD APE$ on the testing dataset is 4.49.
- The best-performing ML model achieves a μAPE of less than 8% and a $MAPE$ of less than 50% for system-level metric prediction. For Axiline-NG45, the system-level energy prediction using the Ensemble model yields the highest $MAPE$. Upon investigating the model, we find that the $STD APE$ on the testing dataset is 7.07.

For some unseen architectural configurations, we observe $MAPE$ values higher than 30%. However, further investigation reveals smaller standard deviation values for the μAPE . This indicates that our model delivers reliable results for most of the data points. We also observe that for both unseen backend and unseen architectural configuration datasets, the GCN model outperforms other models in most scenarios. In instances where it does not come out on top, it still yields results very similar to those of the best-performing model.

8.3 Effect of Limited Training Dataset

We have additionally studied the performance of our model in terms of *extrapolation*. In other words we study how well our model performs when the test data points fall outside the range of the training dataset. For this experiment, we sample architectural configurations of the Axiline

Table 5. Performance of ML models for unseen architectural configurations.

Design	ML Model	Backend-Perf		Backend-Power		Backend-Area		System-Energy		System-Runtime	
		μAPE	$MAPE$	μAPE	$MAPE$	μAPE	$MAPE$	μAPE	$MAPE$	μAPE	$MAPE$
TABLA GF12	GBDT	3.24	33.06	3.87	19.03	3.42	9.01	8.86	19.15	3.83	18.99
	RF	5.16	38.01	9.76	46.62	11.25	40.13	10.59	21.30	5.67	27.41
	ANN	5.78	32.70	5.22	20.02	2.30	5.70	2.97	10.25	6.02	24.94
	Ensemble	3.68	32.51	4.11	17.11	3.99	16.05	4.62	18.63	6.03	24.10
	GCN	5.79	21.74	5.34	14.00	3.76	12.81	3.93	13.80	5.20	23.63
GeneSys GF12	GBDT	6.54	20.86	5.82	15.99	2.94	8.52	6.37	11.65	12.23	28.41
	RF	8.73	22.57	9.34	18.66	3.69	9.57	14.89	22.00	17.37	34.38
	ANN	6.55	19.86	3.82	15.36	2.06	3.80	3.47	9.11	10.73	28.90
	Ensemble	6.32	14.82	7.26	15.23	2.75	8.09	11.96	19.78	6.28	20.27
	GCN	6.97	13.11	5.39	15.10	2.12	4.08	4.32	8.88	7.65	17.81
VTA GF12	GBDT	4.96	19.31	4.04	11.83	24.74	38.07	7.58	18.79	6.94	20.39
	RF	3.00	9.81	12.96	33.34	18.05	53.58	7.15	16.43	5.67	13.52
	ANN	2.52	14.09	3.08	11.84	2.19	6.66	10.61	22.16	4.39	12.70
	Ensemble	2.99	12.58	11.19	28.99	6.65	17.01	9.10	18.41	2.87	10.50
	GCN	2.60	9.67	2.85	12.90	2.15	9.51	4.07	13.76	3.67	9.87
Axiline GF12	GBDT	0.62	7.18	11.53	74.19	10.29	41.78	16.61	82.95	2.19	19.83
	RF	0.63	5.41	15.95	77.38	13.24	57.18	21.8	90.34	2.12	12.86
	ANN	0.72	8.64	2.24	21.98	1.20	7.85	4.24	29.85	1.08	9.72
	Ensemble	0.61	6.48	2.55	22.45	1.31	5.68	7.17	47.20	1.29	7.74
	GCN	2.92	28.74	2.86	29.34	1.88	9.82	2.34	29.21	2.98	2971
Axiline NG45	GBDT	3.45	27.48	5.98	56.62	2.79	13.40	23.33	90.79	5.54	30.13
	RF	3.18	26.96	6.30	41.31	3.00	16.90	21.54	93.74	5.77	35.33
	ANN	3.37	27.19	6.57	59.76	1.86	13.81	9.30	77.10	5.04	25.56
	Ensemble	3.33	27.29	5.97	48.34	2.81	17.25	7.21	49.81	4.75	22.63
	GCN	4.57	35.68	5.55	36.38	3.77	16.26	12.88	86.2	5.85	51.21




Fig. 10. Sampled train, validation and test data points for extrapolation experiment.

design as displayed in Figure 10, where the blue, red, and cyan data points correspond to training, testing, and validation data respectively. For each architectural configuration, we run 30 SP&R jobs to prepare the training, testing, and validation datasets. We observe that the model performs poorly on the validation dataset and produces similar poor results for the testing dataset, confirming the limitations of the ML model we use for dataset extrapolation.

However, our training dataset covers the architectural design space for Axiline and backend design space for all accelerators including GeneSys, VTA, TABLA and Axiline. The count of features handled by the Axiline design is computed as $num_cycles \times size$. The Axiline designs are expected to handle up to 800 features [41] and our sample space already covers up to 900 features. As seen in Figure 4, the $f_{effective}$ does not change for higher f_{target} , indicating that we have effectively covered the backend design space. Therefore, even though the models fail to produce satisfactory results for the extrapolation dataset, it is not considered a drawback. Our training's configuration space includes the entire design space, eliminating the need for the model to function outside the scope of the training configurations.

8.4 DSE with Trained ML Models

We now apply our trained models for DSE on two different platforms: Axiline and VTA. We apply the MOTPE method and our trained models for the DSE of the ML accelerator, with the objective of minimizing chip area and system energy. We also employ an additional flag during the DSE process to indicate whether the explored data points fulfill design configuration, runtime, and power requirements. The specifics of these two DSE experiments are as follows.

DSE of Axiline-SVM in NG45 enablement. We optimize the implementation of an accelerator that executes the support vector machine (SVM) algorithm with 55 features. The flow is as follows.

- We select a range for architectural and backend parameter configurations.
- For the given set of configurations, we carry out DSE using MOTPE and trained models, capturing energy, runtime, total power, and chip area for the sampled configurations.
- We identify the best configuration that minimizes Equation (3) when α is 1 and β is 0.001.
- For the best configuration, we generate the RTL netlist, run SP&R and collect the actual backend and chip parameters.

During the DSE process, we vary $size$ from 10 to 51, num_cycle from 5 to 21, f_{target} from 0.3 to 1.3, and floorplan utilization from 0.4 to 0.8. Figure 11(a) displays the predicted runtime, area, and energy plot for all the data points sampled during the DSE process. The data points highlighted with red dots do not meet the ROI, power and runtime requirements. We then identify the best configuration that minimizes Equation (3). Figure 11(b) presents the chip layout for the best configuration obtained during DSE. For ground truth analysis, we also generate the RTL netlist and run SP&R for each of the top three configurations, and confirm that the predicted metrics for these top three configurations are within 7% of post-SP&R values.

DSE of VTA design in GF12 enablement. We also apply our the DSE method to optimize the backend configuration for the VTA design. The process is the same as outlined above for Axiline-SVM, except we only vary f_{target} from 0.3 to 1.3 and floorplan utilization from 0.25 to 0.55. Figure 12(a) displays the predicted runtime, area, and energy plots for all the data points sampled during the DSE process. The data points marked with red dots do not meet the ROI, power, and runtime requirements. We identify the best configuration that minimizes Equation (3) when α and β are both 1. We adjust these values because the units of energy and runtime in Figure 12(a) differ from those in Figure 11(a). Figure 12(b) displays the chip layout for the best configuration obtained during the DSE. Running SP&R on the top three backend configurations identified from the DSE confirms that the predicted metrics for these top three configurations are within 6% of the post-SP&R values.

9 CONCLUSION

We introduce a physical-design-driven, ML-based framework that consistently predicts backend PPA and system metrics with an average 7% or less prediction error for the ASIC implementation of two deep learning accelerator platforms: VTA and VeriGOOD-ML, in both a commercial 12 nm




Fig. 11. Design space exploration of the Axiline-SVM designs. (a) Energy, runtime, and area metrics of the explored data points. Data points highlighted in red do not meet the ROI, power and runtime criteria. (b) Layout of the SVM design with the lowest cost based on chip area and system-level energy of the green dots.




Fig. 12. Backend design space exploration of a VTA design. (a) Energy, runtime, and area metrics of the explored data points. Data points highlighted in red do not meet the ROI, power and runtime criteria. (b) Layout of the VTA design with the lowest cost based on chip area, system-level energy of the green dots.

process and a research-oriented 45 nm process. Our work encompasses an extensive study of the performance of various sampling methods. The framework integrates several ML modeling aspects,

including a focus on the “region of interest”, a novel two-stage approach, and the employment of logical hierarchy graphs for a GCN model, enabling efficient model-guided MOTPE-based automated searches over vast accelerator architecture and backend configuration spaces for a given workload or ML algorithm. We extensively validate our framework on multiple ML accelerator platforms.

ACKNOWLEDGMENTS

This material is based on research sponsored in part by Air Force Research Laboratory (AFRL) and Defense Advanced Research Projects Agency (DARPA) under agreement number FA8650-20-2-7009. Andrew B. Kahng also acknowledges support from NSF CCF-2112665. The U. S. government is authorized to reproduce and distribute reprints for Governmental purposes notwithstanding any copyright notation thereon. The views and conclusions contained herein are those of the authors and should not be interpreted as necessarily representing the official policies or endorsements, either expressed or implied, of AFRL, DARPA, or the U. S. government.

The authors would like to acknowledge the contributions of Steven M. Burns and Anton A. Sorokin from Intel Labs.

REFERENCES

- [1] A. Agnesina, K. Chang and S. K. Lim, “VLSI Placement Parameter Optimization using Deep Reinforcement Learning”, *Proc. ICCAD*, 2020, pp. 1–9.
- [2] C. Bai, Q. Sun, J. Zhai, Y. Ma, B. Yu and M. D. F. Wong, “BOOM-Explorer: RISC-V BOOM Microarchitecture Design Space Exploration Framework”, *Proc. ICCAD*, 2021.
- [3] S. Banerjee, S. Burns, P. Cocchini, A. Davare, S. Jain, D. Kirkpatrick et al., “A Highly Configurable Hardware/Software Stack for DNN Inference Acceleration”, *arXiv:2111.15024*, 2020.
- [4] J. Bergstra and Y. Bengio, “Random Search for Hyper-parameter Optimization”, *Journal of Machine Learning Research*, 13(10), 2012, pp. 281–305.
- [5] T. Chen, T. Moreau, Z. Jiang, L. Zheng, E. Yan, M. Cowan et al., “TVM: An Automated End-to-End Optimizing Compiler for Deep Learning”, *Proc. OSDI*, 2018, pp. 578–594.
- [6] Y. -H. Chen, T. Krishna, J. S. Emer and V. Sze, “Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks,” *IEEE JSSC*, 52(1) (2017), pp. 127–138.
- [7] C. K. Cheng, C. Holtz, A. B. Kahng, B. Lin and U. Mallappa, “DAGSizer: A Directed Graph Convolutional Network Approach to Discrete Gate Sizing of VLSI Graphs”, *ACM TODAES*, 28(4), 2023 pp. 1–31.
- [8] S. Dai, Y. Zhou, H. Zhang, E. Ustun, E. F. Y. Young and Z. Zhang, “Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning”, *Proc. FCCM*, 2018, pp. 129–132.
- [9] H. Esmaeilzadeh, S. Ghodrati, J. Gu, S. Guo, A. B. Kahng, J. K. Kim et al., “VeriGOOD-ML: An Open-Source Flow for Automated ML Hardware Synthesis”, *Proc. ICCAD*, 2021, pp. 1–8.
- [10] H. Esmaeilzadeh, S. Ghodrati, A. B. Kahng, J. K. Kim, S. Kinzer, S. Kundu et al., “Physically Accurate Learning-based Performance Prediction of Hardware-accelerated ML Algorithms”, *Proc. MLCAD*, 2022.
- [11] M. Fey and J. E. Lenssen, “Fast Graph Representation Learning with PyTorch Geometric”, *Proc. ICLR*, 2019.
- [12] H. Genc, S. Kim, A. Amid, A. H.-Ali, V. Iyer, P. Prakash et al., “Gemmini: Enabling Systematic Deep-Learning Architecture Evaluation via Full-Stack Integration”, *Proc. DAC*, 2021, pp. 769–774.
- [13] T. Head, MechCoder, G. Louppe, I. Shcherbatyi, A. Fabisch et al. scikit-optimize/scikit-optimize: v0.5.2, *Zenodo*, 2018, <http://doi.org/10.5281/zenodo.1207017>.
- [14] N. P. Jouppi, C. Young, N. Patil, D. Patterson, G. Agrawal, R. Bajwa et al., “In-datacenter Performance Analysis of a Tensor Processing Unit”, *Proc. ISCA*, 2017, pp. 1–12.
- [15] A. B. Kahng, B. Lin and S. Nath, “ORION3.0: A Comprehensive NoC Router Estimation Tool”, *IEEE Embedded Systems Letters* 7(2) (2015), pp. 41–45.
- [16] D. P. Kingma and J. Ba, “Adam: A Method for Stochastic Optimization”, *Proc. ICLR*, 2014.
- [17] M. J. van der Laan, E. C. Polley and A. E. Hubbard, “Super Learner”, *Statistical Applications in Genetics and Molecular Biology*. 2007; 6(1). <https://doi.org/10.2202/1544-6115.1309>
- [18] F. Last and U. Schlichtmann, “Feeding Hungry Models Less: Deep Transfer Learning for Embedded Memory PPA Models”, *Proc. MLCAD*, 2021, pp. 1–6.
- [19] W. Lee, Y. Kim, J. H. Ryoo, D. Sunwoo, A. Gerstlauer and L. K. John, “PowerTrain: A Learning-based Calibration of McPAT Power Models”, *Proc. ISLPED*, 2015, pp. 189–194.

- [20] F. Li, Y. Wang, C. Liu, H. Li and X. Li, “NoCeption: A Fast PPA Prediction Framework for Network-on-Chips using Graph Neural Network”, *Proc. DATE*, 2022.
- [21] S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen and N. P. Jouppi, “McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures”, *Proc. MICRO*, 2009.
- [22] S. D. Manasi, F. S. Snigdha and S. S. Sapatnekar, “NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients”, *IEEE TVLSI*, 28(8) (2020), pp. 1844-1857.
- [23] R. Liaw, E. Liang, R. Nishihara, P. Moritz, J. E. Gonzalez and I. Stoica, “Tune: A Research Platform for Distributed Model Selection and Training”, *arXiv preprint*, 2018.
- [24] Z. Lin, J. Zhao, S. Sinha and W. Zhang, “HL-Pow: A Learning-Based Power Modeling Framework for High-Level Synthesis”, *Proc. ASP-DAC*, 2020, pp. 574–580.
- [25] Y.-C. Lu, W.-T. Chan, V. Khandelwal and S. K. Lim, “Driving Early Physical Synthesis Exploration through End-of-Flow Total Power Prediction”, *Proc. MLCAD*, 2022.
- [26] D. Mahajan, J. Park, E. Amaro, H. Sharma, A. Yazdanbakhsh, J. K. Kim et al., “TABLA: A Unified Template-based Framework for Accelerating Statistical Machine Learning”, *Proc. HPCA*, 2016, pp. 14–26.
- [27] S. D. Manasi, F. S. Snigdha and S. S. Sapatnekar, “NeuPart: Using Analytical Models to Drive Energy-Efficient Partitioning of CNN Computations on Cloud-Connected Mobile Clients”, *IEEE TVLSI* 28(8) (2018), pp. 1844–1857.
- [28] T. Moreau, T. Chen, L. Vega, J. Roesch, E. Yan, L. Zheng et al., “A Hardware–Software Blueprint for Flexible Deep Learning Specialization”, *IEEE Micro*, 39(5) (2019), pp. 8–16.
- [29] S. D. Manasi and S. S. Sapatnekar, “DeepOpt: Optimized Scheduling of CNN Workloads for ASIC-based Systolic Deep Learning Accelerators”, in *Proc. ASPDAC*, 2021, pp. 235–241.
- [30] H. Niederreiter, “Low-Discrepancy and Low-Dispersion Sequences”, *Journal of number theory*, 30(1), 1988, pp. 51–70.
- [31] Y. Ozaki, Y. Tanigaki, S. Watanabe and M. Onishi, “Multiobjective Tree-Structured Parzen Estimator for Computationally Expensive Optimization Problems”, *Proc. GECCO*, 2020.
- [32] A. Paszke, S. Gross, F. Massa, A. Lerer, J. Bradbury, G. Chanan et al., “PyTorch: An Imperative Style, High-Performance Deep Learning Library”, *Proc. NeurIPS*, 2019.
- [33] P. Sengupta, A. Tyagi, Y. Chen and J. Hu, “How Good Is Your Verilog RTL Code? A Quick Answer from Machine Learning”, *Proc. ICCAD*, 2022.
- [34] Y. S. Shao, B. Reagen, G. -Y. Wei and D. Brooks, “Aladdin: A Pre-RTL, Power-Performance Accelerator Simulator Enabling Large Design Space Exploration of Customized Architectures”, *Proc. ISCA*, 2014, pp. 97–108.
- [35] E. Tabanelli, G. Tagliavini and L. Benini, “DNN Is Not All You Need: Parallelizing Non-Neural ML Algorithms on Ultra-Low-Power IoT Processors”, *arXiv:2107.09448*, 2021. <https://arxiv.org/abs/2107.09448>.
- [36] S. Takamaeda-Yamazaki, “Pyverilog: A Python-Based Hardware Design Processing Toolkit for Verilog HDL”, *Applied Reconfigurable Computing*, 2015.
- [37] H.-S. Wang, X. Zhu, L.-S. Peh and S. Malik, “Orion: A Power-Performance Simulator for Interconnection Networks”, *Proc. MICRO*, 2002, pp. 294–395.
- [38] S. Williams and M. Baxter, “Icarus Verilog: Open-source Verilog More Than a Year Later”, *Linux Journal*, 2002.
- [39] P. Xu, X. Zhang, C. Hao, Y. Zhao, Y. Zhang, Y. Wang et al., “AutoDNNchip: An Automated DNN Chip Predictor and Builder for Both FPGAs and ASICs”, *Proc. FPGA*, 2020, pp. 40–50.
- [40] Z. Zeng and S. S. Sapatnekar, “Energy-efficient Hardware Acceleration of Shallow Machine Learning Applications”, *Proc. DATE*, 2023.
- [41] VeriGood-ML, <https://github.com/VeriGOOD-ML/public>.
- [42] AutoML: Automatic Machine Learning, <https://docs.h2o.ai/h2o/latest-stable/h2o-docs/automl.html>.
- [43] “VTA Hardware Design Stack”, <https://github.com/pasqoc/incubator-tvm-vta>.
- [44] GitHub repository: “VeriGOOD-ML: Verilog Generator, Optimized for Designs for Machine Learning”. <https://github.com/VeriGOOD-ML/public>
- [45] NanGate45 PDK. <https://eda.ncsu.edu/freepdk/freepdk45/>