

Short Channel MOS Transistor

Professor Chris H. Kim

University of Minnesota
Dept. of ECE

chriskim@umn.edu
www.umn.edu/~chriskim/

Remember the Standard V_t Equation?

$$V_t = V_{fb} + |2\psi_B| + \frac{\sqrt{2qN_a\epsilon_{si}|2\psi_B|}}{C_{ox}}$$

▪ Y. Taur, T. Ning, *Fundamentals of Modern VLSI Devices*, Cambridge University Press, 2002.

- Detailed derivation given in Taur's book
- Basically, three terms
 - Flat band voltage
 - $2\psi_B$: the magic number for on-set of inversion
 - Oxide voltage


2

Body Effect (Back Bias)

$$V_{t0} = V_{fb} + |2\psi_B| + \frac{\sqrt{2qN_a\epsilon_{si}|2\psi_B|}}{C_{ox}}$$

$$V_t = V_{fb} + |2\psi_B + V_{sb}| + \frac{\sqrt{2qN_a\epsilon_{si}|2\psi_B + V_{sb}|}}{C_{ox}} - V_{sb}$$

$$V_t = V_{fb} + |2\psi_B| + \frac{\sqrt{2qN_a\epsilon_{si}|2\psi_B + V_{sb}|}}{C_{ox}}$$




$V_{sb} > 0$: RBB
 $V_{sb} < 0$: FBB

- Body effect degrades transistor stack performance
- However, we need a reasonable body effect for post silicon tuning techniques
- Reverse body biasing, forward body biasing





3

Body Effect (Back Bias)




- V_t can be adjusted by applying FBB or RBB
 - Essential for low power and high performance
 - Will talk about body biasing extensively later on


4



Short Channel Effect: Drain Induced Barrier Lowering (DIBL)



Short Channel Effect: DIBL



- DIBL coefficient $\lambda_d = \frac{\Delta V_t}{\Delta V_{ds}}$
- DIBL increases leakage current
- Dynamic V_{dd} can reduce leakage because of DIBL

Short Channel V_t Equation

$$V_t = V_{fb} + |2\psi_B| + \frac{\lambda_b}{C_{ox}} \sqrt{2qN_a \epsilon_s} (|2\psi_B| + V_{sb}) - \lambda_d V_{ds}$$

$$V_t = V_{fb} + |2\psi_B| + \frac{\sqrt{2qN_a \epsilon_{si}} |2\psi_B|}{C_{ox}} \quad \text{(Long channel } V_t \text{ equation)}$$



[Poon, IEDM, 1973]

$$\lambda_b = 1 - \left(\sqrt{1 + \frac{2W}{X_j}} - 1 \right) \frac{X_j}{L}$$



[Ng, TED, 1993]

$$\lambda_d = \left[\frac{L}{2.2 \mu m^{-2} (T_{ox} + 0.012 \mu m) (W_{sd} + 0.15 \mu m) (X_j + 2.9 \mu m)} \right]^{-2.7}$$

Transistor Scaling Challenges - X_j




Effect of Series Resistance (10nm Device)



13

Leakage Components



Weak Inversion Current,
Drain Induced Barrier Lowering
and Narrow Width Effect



[Keshavarzi, Roy, and Hawkins, ITC 1997]

14

Sub-Threshold Current



- NPN BJT is formed in sub-threshold region
- Only difference with a real BJT is that the base voltage is controlled through a capacitive divider, and not directly by an electrode
- Like in a BJT, current is exponential to V_{be}

15

Sub-Threshold Current

$$I_d = \frac{W}{L} \mu_{eff} C_{ox} \left(\frac{k_B T}{q} \right)^2 (m-1) e^{\frac{q(V_{gs}-V_t)}{mkT}} (1 - e^{-qV_{ds}/kT})$$

16

Sub-Threshold Swing

$$S = m \frac{kT}{q} \ln 10 \text{ (mV/dec)} \quad , \quad m = 1 + \frac{C_{dep}}{C_{ox}}$$

- Smaller S-swing is better
- Ideal case: $m=1$ ($C_{ox} \gg C_{sub}$)
 - Fundamental limit = $1 * 26\text{mV} * \ln 10$
= 60 mV/dec @ RT
 - Can only be achieved by device geometry (FD-SOI)
- Typical case: $m \approx 1.3$
 - $S = 1.3 * 26\text{mV} * \ln 10 \approx 80$ mV/dec @ RT
 - At worst case temperature ($T=110\text{C}$), $S \approx 100$ mV/dec

17

V_{dd} and V_t Scaling


Performance vs Leakage:

$$V_T \downarrow \quad I_{OFF} \uparrow \quad I_D(SAT) \uparrow$$

$$I_{OFF} \propto \frac{W_{eff}}{L_{eff}} K_1 e^{-V_T/mkT/q}$$

$$I_D(SAT) \propto \frac{W_{eff}}{L_{eff}} K_2 (V_{GS} - V_T)^2$$

$$I_D(SAT) \propto K_3 W_{eff} C_{ox} v_{SAT} (V_{GS} - V_T)$$



- ⇒ As V_t decreases, sub-threshold leakage increases
- ⇒ Leakage is a barrier to voltage scaling

18

V_{dd} and V_t Scaling

- V_t cannot be scaled indefinitely due to increasing leakage power (constant sub-threshold swing)
- Example

CMOS device with $S=100\text{mV/dec}$ has $I_{ds}=10\mu\text{A}/\mu\text{m}$

@ $V_t=500\text{mV}$

$$I_{off}=10\mu\text{A}/\mu\text{m} \times 10^{-5} = 0.1 \text{ nA}/\mu\text{m}$$

Now, consider we scale the V_t to 100mV



$$I_{off}=10\mu\text{A}/\mu\text{m} \times 10^{-1} = 1 \mu\text{A}/\mu\text{m}$$

Suppose we have 1B transistors of width $1\mu\text{m}$

$$I_{sub}=1\mu\text{A}/\mu\text{m} \times 1\text{B} \times 1\mu\text{m} = 100 \text{ A} !!$$

19

Gate Oxide Tunneling Leakage



20


Gate Oxide Tunneling Leakage

- Quantum mechanics tells us that there is a finite probability for electrons to tunnel through oxide
- Probability of tunneling is higher for very thin oxides
- NMOS gate leakage is much larger than PMOS
- Gate leakage has the potential to become one of the main showstoppers in device scaling

$$I_{gate} = AE_{ox}^2 e^{-B/E_{ox}}, \quad E_{ox} = \frac{V_{dd} - V_t}{t_{ox}}$$

21

Band-to-Band Tunneling Leakage



S/D junction BTBT Leakage

- Reversed biased diode band-to-band tunneling
 - High junction doping: “Halo” profiles
 - Large electric field and small depletion width at the junctions


22

Gate Induced Drain Leakage (GIDL)

- Appears in high E-field region under gate/drain overlap causing deep depletion
- Occurs at low V_g and high V_d bias
- Generates carriers into substrate from surface traps, band-to-band tunneling
- Localized along channel width between gate and drain
- Thinner oxide, higher V_{dd} , lightly-doped drain enhance GIDL
- High field between gate and drain increases injection of carriers into substrate

23


Narrow Width Effect



- Depletion region extends outside of gate controlled region
- Opposite to V_t roll-off
- Depends on isolation technology

24

Leakage Components



[IEEE press, 2000]